Despite much anticipation of valleytronics as a candidate to replace the ageing CMOS-based information processing, its progress is severely hindered by the lack of practical ways to manipulate valley polarization all-electrically in an electrostatic setting. Here we propose a class of all-electriccontrolled valley filter, valve and logic gate based on the valley-contrasting transport in a merging Dirac cones system. The central mechanism of these devices lies on the pseudospin-assisted quantum tunneling which effectively quenches the transport of one valley when its pseudospin configuration mismatches that of a gate-controlled scattering region. The valley polarization can be abruptly switched into different states and remains stable over semi-infinite gate-voltage windows. Colossal tunneling valley-pseudo-magnetoresistance ratio of over 10,000% can be achieved in a valley-valve setup. We further propose a valleytronic-based logic gate capable of covering all 16 types of twoinput Boolean logics. Remarkably, the valley degree of freedom can be harnessed to resurrect logicalreversibility in two-input universal Boolean gate. The (2+1) polarization states -two distinct valleys plus a null polarization -re-establish one-to-one input-to-output mapping, a crucial requirement for logical-reversibility, and significantly reduce the complexity of reversible circuits due to the built-in nature of valley degree of freedom. Our results suggest that the synergy of valleytronics and digital logics may provide new paradigms for valleytronic-based information processing and reversible computing.
I. INTRODUCTION
Valleytronics is an emerging device concept 1-3 based on the manipulation of valley degree of freedom in certain condensed matter systems such as semiconductor quantum well 4 , silicon 5 , bismuth 6 , diamond 7 , carbon nanotube 8 , graphene 9 , Dirac semimetal 10 and transition metal dichalcogenide (TMD) monolayer 11 . In these materials, electrons can populate multiple low energy states that are well separated in momentum-space, known as valley. The electron's 'valley address', or the valley degree of freedom, provides an additional quantum index which can be harnessed for new paradigm of classical and quantum information processing 12 . Valleytronics, alongside with spintronics 13 , photonics and plasmonics 14 , has been proposed as a candidate system to replace the aging CMOS technology 15 . Despite recent success in optical manipulation of valley in TMDs 11, 16 , the experimental progress of generating valley polarization via d.c. approach remains stagnant due to the lack of practical valley filter -a device that produces valley-polarized current. In general, valley filters can be classified into two types: (i) gaugefield-based (GF); and (ii) electrostatic-field-based (EF). GF filter [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] utilizes an external magnetic field and/or a pseudo-magnetic field induced by mechanically straining the crystal 33 to break the valley transport symmetry whereas EF filter mostly relies on energy filtering in properly designed nanostructures 1, 34, 35 or by forming 1D topological edge state in a domain wall [36] [37] [38] [39] [40] [41] [42] [43] [44] . In terms of building compact valleytronic device, EF filter is more advantageous than GF filter as the electrical output of an EF filter is intrinsically compatible with its electric-based controlling knob for valley polarization. This is in contrast to GF filter in which cascading multiple filters would require the formidable tasks of onchip electricity-to-magnetic or electricity-to-strain conversions to be tamed.
Albeit the practical usefulness of EF valley filter, only a small subset of filters are capable of all-electric-control due to the difficulty in breaking valley transport symmetry solely via electrostatic field. Moreover, these filters are severely plagued by stringent conditions such as the need of high-precision structural control of nanostructures or ultra-low operating temperature to prevent bulk current from flooding the subtle valley signal carried by 1D topological edge state 43, 44 . Thus far, the search for an easy-to-implement, all-electric-field-controlled valley filter remains an ongoing challenge. Beyond valley filters, valley beam splitter, operating via an electron-optics approach 45 , has been explored as an alternative building block of valleytronics 46 .
In this work, we propose a class of all-electriccontrolled valley filtering based on the pseudospinassisted valley-contrasting quantum tunneling in quasi two-dimensional system with merging Dirac cones (2MDS) which can be created in a wide class of systems including honeycomb lattice of cold atoms 64 , graphene 47, 48 , few-layer black phosphorus [49] [50] [51] [52] [53] [54] [55] , Weyl semimetal 56 and antimonene -single layer of antimony 58 . The valley polarization is fully gate-controlled and is robust against gate voltage fluctuation. By arranging two filters into valley valve, this pseudospin-assisted filtering effect can produce a colossal valley-pseudo- magnetoresistance ratio of well over 10,000%. This colossal ratio dwarves the tunneling magnetoresistance in conventional magnetic tunnel junctions 59 and the pseudomagnetoresistance in graphene-based pseudospin valve 60 , and is on par with the colossal tunneling electroresistance effect in state-of-art ferroelectric tunnel junctions 61 . We further propose a concept of valleytronic logic gates which encompasses all 16 types of two-input Boolean logics.
More remarkably, the valley degree of freedom, which manifests macroscopically in a (2+1) fashion -two valley polarizations plus a null polarization state, can be harnessed as a built-in 'valley-pigeonhole' for input information storage. This offers a unique possibility of implementing logically-reversible universal Boolean gate, a precursor of dissipationless classical reversible computer 62 , in a valleytronic system. Our results reveal a concrete architecture of valleytronic-based digital information processing. The synergy of valleytronic and Boolean logic may provide a viable new route towards reversible computation which is ultimately required to minimize waste heat generation in classical computer. 
A. Concept of pseudospin-assisted valley filter
The central operating mechanism of the valley filter lies on the pseudospin-assisted valley-contrasting quantum tunneling which effectively quenches the transport of one valley when its pseudospin mismatches that of a gate-controlled scattering region [ Fig. 1 ]. In the following, we shall use 2MDS in few-layer black phosphorus as a model structure to illustrate the valley filtering effect. It is proposed that the bandgap of two-dimensional black phosphorus can be engineered via perpendicular electric field, surface doping, pressure or laser irradiation [49] [50] [51] [52] [53] [54] [55] . Bandgap tuning 53 , bandgap closure and band inversion 49 of few-layer black phosphorus have been realized in recent experiments. The band inversion regime offers a particularly interesting platform for valleytronic applications due to the emergence of two well-separated Dirac cones. In the low energy regime |ε k | < ∆ 0 where ∆ 0 is a bandgap parameter, the energy spectrum is composed of two Dirac cones, denoted as D+ and D− valleys, with opposite chirality -the pseudospin vector near the Dirac point is locked to the quasiparticle wavevector, and its winding configuration is opposite between the two valleys [ Fig. 1(a) ]. For |ε k | > ∆ 0 , the two valleys merge into a single Fermi surface. In this case, although the valleys are no longer well-defined, the pseudospin of forward propagating states still orientates in a fashion that resembles the pseudospin chirality of D+ valley for ε k > ∆ 0 and of D− valley for ε k < −∆ 0 . This creates two well-separated energy windows in which only electrons from a valley of matching chirality are favorably transported due to the conservation of pseudospin 57 . In a device sense, such unusual band topology can be harnessed to construct a valley filter via a 'source-channel-drain' transistor setup [ Fig. 1(b) ]. By gate-tuning the Fermi energy, ε F , of the channel between the windows of ε F > ∆ 0 , ε F < −∆ 0 and |ε F | < ∆ 0 , the valley polarizations of the transmitted electrical current can be switched between D+, D− valleys, and null polarization, respectively. Apart from being all-electric-controllable, the valley polarization remains remarkably stable over the semi-infinite energy windows of ε F > ∆ 0 and ε F < −∆ 0 which can be particularly useful for device applications. The merging transition of 2MDS in few-layer black phosphorus has been experimentally demonstrated to occur with a sizable energy window of ≈ −200 meV 49 . Such wide energy window may prove a suitable platform for the manipulation of valley in 2MDS provided that the stability and device-fabrication issues of few-layer black phosphorus can be overcome. B) where A = 0, 1 and B = 0, 1) and the output state is encoded as followed: empty and filled node denote '0' and '1' output state, respectively. Traditional Boolean gate, such as NAND gate [ Fig. 2(a) ], is logicallyirreversible due to the simultaneous presence of multiple filled-nodes, i.e. the input is mapped into output via a many-to-one fashion. As the outputs cannot be fully unambiguously reversed back to their corresponding input, part of the input information is inevitably lost. Such logical-irreversibility has a profound practical implication -the energy efficiency of Boolean-based computer is ultimately capped at the Landauer's limit, an irreducible waste heat generation of k B T ln 2 per bit of information erased 66 . One potential route to break Landauer's limit is envisaged to be provided by reversible computation which processes information reversibly 62 . Its precursor, universal logic gate, has been actively searched for since early 1970s' [67] [68] [69] . Controlled-NOT gate -an XOR gate supplemented by an extra output bit identical to one of its input -represents a classic reversible gate 70 . The supplementary bit serves as an information pigeonhole to hosts two distinct 'colors' [denoted by slashed nodes in Fig. 2(b) ] that can be used to fully remove the doubleambiguity of XOR operation. Universal reversible gate, such as Toffoli gate which provides reversible NAND operations on (A, B) by holding 'C' input in '1' state, requires two supplementary bits to generate 2 2 distinct 'colors' in order to fully remove the triple-ambiguity in the output state. Thus, three out of the 2 2 'colors' [denoted by filled, slashed and crossed nodes in Fig. 2(c) ] are required to simultaneously preserve both universality and logical-reversibility of two-input Boolean gate.
In contrast, the valleytronic-based reversible logic gate proposed in this work operates in a fundamentally different way. The output current produced by the valleytronic system is additionally dressed by (2+1) distinct 'valley-colors', i.e. two possible states of valley polarizations plus a null polarization state. These builtin 'valley-colors' [denoted, respectively, by red, blue and green nodes in Fig. 2(d) ] can be readily utilized to establish one-to-one mapping between input and output states of a NAND gate. Logical-reversibility and universality can thus be simultaneously achieved without the need of adding supplementary bits. More importantly, this allows the valleytronic-based reversible logic gate to retain the simple two-input architecture of conventional Boolean gate and is in stark contrast to the more complicated three-input architecture of Toffoli and Fredkin gates 67, 68 .
II. MODEL
The merging transition of the two Dirac cones in 2MDS can be modeled by an effective Hamiltonian proposed by Montambaux et al 47 ,
where K = (K x , K y ) is the wavevector, m * is the effective mass along K x -direction, v F is the Fermi velocity along K y -direction, σ = (σ x , σ y ) is the Pauli pseudospin matrix and∆ is a bandgap parameter. For simplicity, we transform Eq. (1) into a dimensionless form via the following definitions:
F are defined as the characteristic wavevector and energy respectively. The dimensionless Hamiltonian takes the form ofĤ k = k
where s = ±1 denotes conduction and valence band, respectively. Such dispersion exhibits a 'semi-Dirac' behavior, i.e. ε k along k x -axis and k y -axis exhibits non-relativistic parabolic and ultrarelativistic linear dispersion, respectively 71 . The band topology is crucially determined by the sign of ∆ [ Fig.  3(a) ]. For ∆ > 0, the system is a band insulator. The bandgap gradually closes as ∆ → 0. Band inversion, accompanied by the emergence of two Dirac cones situated along the k x -axis at k = (± |∆|, 0), occurs for ∆ < 0. In this case, the Fermi surface is made up of two distinct Dirac pockets of opposite chirality in the low energy regime of |ε k | < |∆| (see Appendix A). The Dirac pockets merge into a single Fermi surface for
FIG . We now focus on the x-directional transport with ∆ < 0 where the electron transport exhibits dramatic valley filtering effect. In the presence of a scattering potential U (x), k x is replaced by k x → −i∂/∂ x . The eigenstate can be solved from the Schrödinger equation,
x , where T denotes transpose, k 
, along several iso-energy contours with ε k > 0 and ε k < 0, respectively. Two unusual features are observed. First, the S y -component, S y = k y /ε k , is identical between the two valleys while the S x -component, S x = (k (λη)2 x + ∆)/ε k is strongly k xdependent which leads to valley-contrasting transport occurs along the x-direction. Second, the two valleys exhibit opposite pseudospin winding configurations and their forward propagating states carries S x > 0 and S x < 0, respectively, for D+ and D− valleys [denoted by red and blue arrows in Figs. 3(b) and (c)]. More importantly, once the two Dirac pockets merge into a single Fermi surface when |ε k | > |∆|, the forward propagation becomes dominated by S x > 0 for ε k > |∆| and S x < 0 for ε k < − |∆|. Thus, the transmission of D− and D+ valley states becomes strongly preferred within the semiinfinite energy windows of ε k > |∆| and ε k < − |∆|, respectively.
This valley contrasting transport can be further illustrated via an 1D scattering model (i.e. k y = 0) in which an initial state, |ψ k,s , is scattered into a final state, |ψ k ,s , by a pseudospin non-flipping potentialV , as characterized by ψ k ,s |V |ψ k,s = V ψ k ,s |ψ k,s with k = k and V is a k-independent potential strength. The transition amplitude can be obtained as ψ k |ψ k = (1 + ss DD )/2 where D = sign(k Fig. 3(d) . Here, the quasiparticle scattering can be valley-selectively controlled by switching the final state band index, s . This valley-selective scattering effect forms the central operating mechanism of the valleytronic devices proposed in this work.
III. VALLEYTRONIC TRIO: FILTER, VALVE AND REVERSIBLE LOGIC GATE
In this section, we show that the highly non-trivial band topology and the pseudospin texture in 2MDS can be harnessed to create a trio of all-electric valleytronic devices: valley filter, valve and reversible logic gate (see Appendices B and C for details of device modeling). In the following, the device modeling is performed using band structure parameters of few-layer black phosphorus with merging Dirac cones calculated from first-principle by Baik et al 50 , i.e. ε 0 ≈ 1.3 eV and k 0 ≈ 1.1 nm −172 . We model the valleytronic devices using a Landauer's ballistic transport formalism 73 for 2D nanostructures. The ballistic transport picture has been widely used in the modeling of valley filtering effect in nanostructures 1, [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] 32, 35 . In realistic device, the inevitable presence of impurities, defects and manybody effects can quantitatively change the results, but the valley filtering effect shall qualitatively remain robust as recently demonstrated for the case of strained graphene 31 .
A. Chiral valley filtering effect
As a proof-of-concept, we first demonstrate the pseudospin-assisted valley-selective quantum tunneling, with band diagram shown in Fig. 4(a) , by calculating the same-valley transmission probability T Fig. 4(c) ]. In contrary, the valley-preference of a potential well (V g < 0) behaves in an opposite fashion -transmission of electrons in D+ valley is preferred [ Fig. 4(d) ] while that of D− valley is strongly suppressed [Fig. 4(e) ]. This valley-selective transport is a direct consequence of the matching and mismatching of the pseudospin configurations as discussed above [ Fig. 1(a) ] and immediately suggests that the proposed device can be operated as a gate-tunable valley filter.
Macroscopically, such valley-selective quantum tunnel- ing effect manifests in the transport measurement by exhibiting valley-polarized electrical conductance. To illustrate this, we separate the contribution from D± valleys by defining a valley-dependent electrical conductance
2 /h and W is the sample width. The V gdependence of G ± is shown in Figs. 4(f) and (g). Apart from the expected conductance oscillations due to FabryPérot interference, it can be seen that G ± dominates well separated regime of V g . For V g < 0 and V g > 0, electrical conduction occurs almost exclusively via G + and G − , respectively, thus demonstrating a gate-tunable valley polarization of the electrical current. Only at the vicinity of V g = 0, G + and G − mixes due to the presence of both D± transmission pathway. The sharp dip of G ± when V g ≈ ε F corresponds to the case when ε F is situated at the Dirac point which has a vanishing density of states.
The valley filtering effect can be characterized by the valley polarization efficiency,
which exhibits two remarkable behaviors [ Fig. 4(h) ]. First, high degree of valley polarization persists over a semi-infinite V g -window, indicating high robustness against noise fluctuations of V g . Second, the valley polarization can be switched 'off' into a stable null-polarization state by setting the gate voltage to
Together with the two D± polarization states, this forms (2+1) stable valley states which can be used to implement universal reversible Boolean logics as shown below.
B. Valley valve and colossal valley-pseudo-magnetoresistance
We now propose a valley valve capable of performing current on-off switching. The valley valve is composed of two gates, V G1 and V G2 , that serve as the functional core of the valve, and a third 'selector' gate V s which, in analogous to the role of 'analyzer' in a optical polarizeranalyzer system, switches the valley valve into D+ and D− mode by providing an additional stage of filtering [ Fig. 5(a) ].
The tuning of V G1 and V G2 creates four quadrants of parallel and anti-parallel configurations as denoted by Q1 to Q4 in Fig. 5(b) . The D+ and D− conduction dominates Q3 and Q1, respectively, and the current can be switched off by operating the valve in Q2 and Q4. Figs. 5(c)-(e) shows the numerical results of G ± (ε F , V G1 , V G2 ) and the corresponding η. The conductances exhibit Fabry-Pérot oscillations due to interference of wavefunction. The G + and G − plateaus occurs in a semi-infinite regimes defined by V g1,g2 < (|∆| + ε F ) and V G1,G2 > −(|∆|−ε F ), respectively. The intersections of G + and G − plateaus forms a central null-polarization 'square' (i.e. η ≈ 0) as bounded by −(|∆| − ε F ) < V G1,G2 < (|∆| + ε F ). A valley valve operating in D+ mode can be obtained by switching while fixing V G1 at a negative value, or by switching V G1 between Q3 Q4 while fixing V G2 at a negative value. Similarly, a D− mode valley valve can be obtained via the switching of V G1 (V G2 ) with Q1 Q2 while fixing V G2 at a positive value, or equivalently via the switching of V G2 with Q1 Q4 while fixing V G1 at a positive value. In Figs 5(d) and (e), the D− and D+ conduction blocks is selectively suppressed by setting V s = −0.2 and V s = 0.2, respectively. This switches the valley valve into an exclusively D+ or D− modes. The valley valve can be characterized by a tunneling valley-pseudo-magnetoresistance (VPMR) ratio, analogous to the tunneling magnetoresistance (TMR) in magnetic tunnel junction, which is defined as
whereḠ P total andḠ AP total represents the total conductance averaged over a range of V G1,2 in parallel and anti-parallel configuration. The VPMR for D− conductance block on/off switching, i.e. Q1 Q2, that of the D+ conductance block, i.e. Q3 Q2, is shown in Fig. 5(f) with V s = 0. For ε F → |∆|, the VPMR of Q3 Q2 gradually stabilizes at ∼ 400% while the VPMR of Q1 Q2 is severely degraded due to the disappearance of D− conductance block when the two Dirac cones merge. Remarkably, the VPMR exhibits a colossal value of well over 10, 000% at small ε F . This value greatly exceeds the pseudomagnetoresistance (PMR) of ∼ 100% in graphene-based pseudospin valve 60 and TMR ∼ 1, 000% in traditional magnetic tunnel junction 59 , and is on par with stateof-art tunneling electroresistance (TER) of up to TER ∼ 10, 000% in ferroelectric tunnel junctions 61 . This colossal VPMR originates from the pseudospin-assisted tunneling described above, which effectively quenches the conduction current when there is a mismatch of pseudospin.
C. Universal reversible valleytronic logic gate
We now show that the existence of D± blocks and the central null-polarization square in the conductance spectrum in Figs To demonstrate the logical operation of the proposed valleytronic gate, we employ a graphical Boolean loop analysis based on the Karnaugh's map approach 65 . Such method provides a simplified tool as it directly maps abstract Boolean logical operations onto the conductance spectrum of a physical system. For example, NOT can be represented by a one-dimensional Boolean line where the node at its two edges represents the two input state of '0' and '1', whereas the output state is denoted by empty and filled node for '0' and '1' output state, respectively, i.e.
which can be located at the lower quadrant of VPDs in Fig. 6(a) . The physical implementation of NOT can be determined as followed: the Boolean line is horizontally aligned along a constant level of negative V G2 and the switching of V G1 from zero to positive value changes the conductance from D+ block to 'OFF' state. Correspondingly, by fixing gate G 2 at a negative reference voltage and feeding the input signal into gate G 1 , NOT operation is obtained [see Fig. 6(d) ]. We now employ this graphical method to extract the permissible two-input Boolean operations, represented by Boolean loops, from the VPDs. We use the designation of 'Class-X ' to catalog all 16-types of Boolean logical operations where X = 0, 1, 2, 3, 4 denotes the number of filled nodes in the Boolean loop. We first define Class-0 and Class-4 logic where the four nodes at the vertices are either all empty or all filled. This corresponds to the trivial operations of 'always-ON' and 'always-OFF', 
which are rather trivial logical operations. Class-2B logics, in which the two filled nodes are separated, provides more useful operations of XOR and XNOR. This class is obtainable from the larger Boolean loop shown in Fig.  6 (a):
Interestingly, the two logical 'ON' output states are contains opposite valley polarizations as denoted by blue and red nodes. Such valley-color labeling manifests in a more remarkable way for Class-3 logics where three nodes are filled. This class is represented in the smaller Boolean loop in Fig. 6(a) , i.e.
Eq. (4)- (9) demonstrate that the valleytronic logic gates proposed here are capable of hosting all 16 types of twoinput Boolean combinational logics. The Class 3 logics in Eq. (9) includes exotic implication (IMPLY), converseimplication (C-IMPLY) operations and the conventional OR and NAND. NAND can be obtained via one circular permutation, i.e. by inverting one input and subsequently referencing it with a negative reference voltage as shown in Fig. 6 (e). For OR gate, three circular permutations are required, which correspond to inverting the first input and referencing the second input with a negative voltage [ Fig. 6(f) ]. Class-3 logics are logically-reversible as each of the three filled-nodes is unambiguously labeled by (2+1) valley polarization states. By reading out the valley polarization, any output can be unambiguously reverted back to their corresponding initial input. More remarkably, this reversible class of logics includes the all-important universal NAND gate. This reveals a remarkable potential of the valleytronic logical gate proposed here as a building block of classical reversible computer.
A general scheme of valleytronic-based reversible Boolean circuits is illustrated in Fig. 7(a) . The three inputs, (A, B, C), are computed reversibly into a final output X 2 in this example. A direct current, I 0 , is fed into each of the two-input valley gates and is modulated by the two inputs to yield an output current of a particular state of valley polarization. For 'valley gate #1', A and B yield an intermediate output current, X 1 , of valley polarization V 1 . X 1 is subsequently cascaded into 'valley gate #2', and its combination with the third input C produces the final output current, X 2 , of valley polarization, V 2 . For a given X 2 , the initial input states can be unambiguously recovered from the V 1 and V 2 . Based on this general scheme, reversible half-adder (R-HA) can be implemented as shown in Fig. 7(b) . From its truth table, it can be seen that the output state of '1' that corresponds to ambiguous input states of (A, B) = {(1, 0), (0, 1)} can be uniquely distinguishable from the valley polarization of the output [represented by V in the truth table of Fig.  7(b) ]. Two units of R-HA can be cascaded into a reversible full-adder (R-FA) [ Fig. 7(c) ]. In this case, the input states of (C IN , A, B) = {(1, 0, 0), (0, 1, 0), (0, 0, 1)} can be unambiguously distinguished via the valley polarization, V , of the intermediate C output. It should be emphasized that the valleytronic-based reversible circuit is fundamentally different from that of the traditional approach. Traditional reversible gates, such as Fredkin and Tofolli, achieve logical-reversibility via multiple supplementary bits 67,68 which inevitably introduce ancilla inputs and garbage outputs -bits unrelated to computation results and are only required for logical-reversibility -into the circuits. In contrast, the reversible valleytronic logic gates proposed here harnesses the built-in valley degree of freedom for information storage. Extraction of information encoded in the valley is performed via an on-demand fashion, i.e. valley polarization is read-only only when it is absolutely needed for logical reversibility. More importantly, the valleytronic reversible gate retains the conventional two-input format without involving any ancilla inputs. Thus, the combination of (i) reduced garbage outputs; (ii) complete absence of ancilla inputs; and (iii) the retaining of conventional two-input format suggests that the valleytronicapproach for reversible computation can potentially be more advantageous than the traditional approach. We further note that although logical-reversibility can break the Landauer's limit, it does not warrant the full elimination of energy dissipation. Energy dissipation in a reversible computer shall remain finite due to the inevitable physical-irreversibility of electronic devices and circuits 74, 75 . Finally, we remark that it remains a technological challenge to fabricate the proposed valleytronic devices at current stage. The search for an ideal merging Dirac cone condensed matter system shall form an ongoing task before the full potential of valleytronic-based logic gate architecture proposed here can be tapped.
IV. CONCLUSION
In summary, we study the pseudospin-assisted valleycontrasting quantum tunneling in 2MDS and show that such effect can be harnessed to create valley filter, valve and logic gate. These valleytronic devices exhibit multiple unusual characteristics including: (i) all-electric controllable; (ii) stable valley polarization that persists over semi-infinite gate voltage windows; (iii) colossal VPMR effect of well over 10,000%; (iv) flexibility to be permuted into any two-input Boolean gates; and (v) capable of performing reversible Boolean classical computation with reduced garbage and total absence of ancilla bits. The union of valley degree of freedom and digital computing offers an exciting solid state platform for valleytronicbased information processing and for reversible computing which is ultimately required to lower hardware power consumption beyond the bound of Landauer's limit 76 . As logical-reversibility is a prerequisite for quantum gate 77 , we anticipate the universal reversible valleytronic logic gates proposed here to play a role in quantum 78 and quantum-classical hybrid computers 79 .
which coincides with the gapless Dirac Hamiltonian of graphene except that the 'Fermi velocity' is anisotropic between δk x and δk y directions. The chirality op- We consider quantum tunneling across a 1D square potential along the x-direction:
where V g ≡ eV g /ε 0 is a dimensionless potential barrier/well height determined by the gate voltage V g and d = k 0 d 0 is the dimensionless width parameter that corresponds to the barrier width, d 0 . By replacing k x → −i∂/∂ x , the Schrödinger can be written explicitly as which can be decoupled as
T is the pseudospinor wavevefunction.
The solutions of the first pseudospinorcomponent with U (x) = 0 can be solved as φ
and the energy eigenvalue is given as
For ∆ < 0 and (ε 2 k − k 2 y ) < |∆|, all eigenstates are propagating states with purely real k x . The corresponding group velocity is given as v
, the eigenstate can be determined as electron(hole)-like if the product (λη/ε k ) has the same (opposite) sign as λ which signifies group velocity being (anti)-parallel with the wavevector. The group velocity and the electron/hole nature of the (λ, η) branches are shown in Fig. 8 . This corresponds to the low energy regime in which the energy dispersion splits into two distinct Dirac cones. For (ε 2 k − k 2 y ) > |∆|, the two branches of η = −1 merge and the corresponding eigenstate become evanescent due to the merging of Dirac cones.
The second pseudospinor-component can be solved as
Correspondingly, the normalized eigenstate outside the barrier and that inside the barrier are given, respectively, as
− ∆. The pseudospin vector, S = (S x , S y ), can be determined as
In Fig. 10 , the x-and y-components of the pseudospin is plotted with ∆ = −1. At the vicinity of the Dirac points k = (± |∆|, 0), S x and S y behaves in a contrasting way. The S y -component is identical for both valleys while the S x -component exhibits a sign change between the two valleys. Thus, D+ and D− valleys are indistinguishable for k y -directional transport while a strong valley-contrast manifests in the k x -directional transport and the two valleys have opposite chirality.
The total wavefunctions in Region I, II and III are given as 
where t 
and
The forms a system of equation given as
where O M ×N is a M × N zero matrix, the 4 × 2 matrices, K,K, Q andQ, are defined as
T with D = ±1 indicates the valley index of the incident electron. The transport coefficients are compactly contained in
Finally, the probability current conservation can be written as
where the velocity expectation value is defined as
The reflection and tunneling probabilities can then be solved as
(B17) The D-polarized ballistic tunneling current, under bias voltage V B , is given as
where f (ε k , T ) is the Fermi-Dirac distribution function. At low temperature and small bias voltage, f (ε k , T ) → (eV /ε 0 ) δ(ε k − ε F ). The ballistic conductance,
where G 0 ≡ W g 0 k 0 /2π and g 0 ≡ 4e 2 /h. Before closing this section, we briefly discuss the intervalley scattering probabilities, T (±) ∓ , which follows the following symmetry
The numerical results of T (±) ∓ is shown in Fig. 9 . It can be seen that due to the mismatching of pseudospin, intervalley scattering is negligibly small and is only slightly raised at large |k y | due to the presence of a narrow 'strip' of forward propagation branch at large |k y | that matches the chirality of opposing valleys [see pseudospin winding configuration in Figs. 3(b) and (c) ]. The chiral valley valve is modeled using the following potential profile [see Fig. 10 for the tunneling structure]:
where V G1,2 ≡ eV G1,2 /ε represents the dimensionless form of the first and second gate voltage, V G1,2 , and V s ≡ eV s /ε 0 represents the that of the selector voltage, V s . The barrier widths corresponds to these gates are G total in the order of G total (V IN ≥ 0.15) ≈ 10 −6 G 0 . This suggests that the implementation of NOT requires a minimum high/low input voltage difference of ∆V IN ≈ 0.15, which corresponds to a well-achievable value of approximately 150 meV. The switching time delay can be obtained via a full simulation that takes into account detail device geometry, and is beyond the scope of this work. 
